By Topic

High-performance strained Si-on-insulator MOSFETs by novel fabrication processes utilizing Ge-condensation technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
T. Tezuka ; MIRAI-Project, Assoc. of Super-Adv. Electron. Technol. (ASET), Kawasaki, Japan ; N. Sugiyama ; T. Mizuno ; S. Takagi

Strained SOI (SSOI)-nMOSFETs with enhanced mobility up to 67% were fabricated on a strain-relaxed SiGe-on-insulator substrate using a novel Ge-condensation technique. This method, using only standard Si processes, realizes smooth SSOI surfaces without using SIMOX, wafer bonding, surface polishing or any other special processes. Relaxation ratio of the SiGe substrate was varied from 0% to 100%, resulting in the control of threshold voltage. The Ge-condensation process using conventional SOI substrates is an attractive technique for fabrication of multi-threshold SSOI-CMOS circuits with high current drive.

Published in:

VLSI Technology, 2002. Digest of Technical Papers. 2002 Symposium on

Date of Conference:

11-13 June 2002