By Topic

Reduction of extrinsic base-collector capacitance in InP/InGaAs SHBTs using a new base pad design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yongjoo Song ; Dept. of Electr. Eng. & Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea ; Kyounghoon Yang

A method to isolate the base pad from the intrinsic device structure for reducing the extrinsic base-collector capacitance of InP/InGaAs single heterojunction bipolar transistors(SHBTs) is reported, which uses a new base pad layout. The new layout is designed based on the lateral etching characteristics of an InGaAs collector layer with different crystal orientations. The new layout allows more effective and easier base pad isolation for InP-based HBTs, which have the emitter aligned to [011] or [011~] directions, without excessive lateral or additional etching. The maximum fT and fmax of the fabricated device with a 2 × 10 μm2 emitter size using the new layout were found to be 72 and 242 GHz, respectively.

Published in:

Indium Phosphide and Related Materials Conference, 2002. IPRM. 14th

Date of Conference: