By Topic

Automatic 2-D and 3-D simulation of parasitic structures in smart-power integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Gnani, E. ; ARCES-DEIS, Bologna Univ., Italy ; Giudicissi, V. ; Vissarion, R. ; Contiero, C.
more authors

A new method to efficiently describe parasitic bipolar structures in junction-isolated smart-power ICs is reported. Both two- and three-dimensional situations are tackled. An automatic simulation code for calculating the parasitic currents injected into the substrate by power devices, which may endanger the functioning of the signal-processing circuits, has been developed. Also, a Java graphical interface has been implemented with the aim of automatically managing the mixed circuit-device simulation. Examples of applications are given with reference to BCD5 technology

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:21 ,  Issue: 7 )