By Topic

A note on "A high-speed residue-to-binary converter for three-moduli (2k 2k - 1, 2k-1 - 1) RNS and a scheme for its VLSI implementation"

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wei Wang ; Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, Que., Canada ; M. N. S. Swamy ; M. O. Ahmad ; Yuke Wang

In the title paper (W. Wang et al., ibid. vol. 47, pp. 1576-1581, 2000), an error occurred in the column corresponding to the time-complexity product of the proposed residue-to-binary converter and the previous converter. In this note, we provide correct figures for the time-complexity product (AT). In addition, we give the values for the complexity-time square product (AT2) for these two converters

Published in:

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing  (Volume:49 ,  Issue: 3 )