By Topic

Yield enhancement of 128M SDRAM by RTA/RTO process combination to suppress the sidewall defects of polycide gate conductor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hsu, H.K. ; ProMos Technol., Hsinchu, Taiwan ; Sung, B. ; Chiang, W.H. ; Chih, D.
more authors

Integrated polysilicon and metal silicide stack has been adopted by worldwide DRAM designers as the gate conductor material to reduce the wordline sheet resistance. Unfortunately, abnormal gate profile resulted from sidewall defects under thermal stress would make an impact on the window of process integration and even the final wafer yield. In this study, we have examined the correlation of sidewall defect formation and key parameters of rapid thermal oxidation like oxygen concentration in low temperature annealing and x ratio of WSix films. A new combined RTA/RTO process was proposed to solve this problem and got a significant yield improvement as compared with integrated RTA/RTO process.

Published in:

Advanced Thermal Processing of Semiconductors 9th Internationa Conference on RTP 2001

Date of Conference:

2001