By Topic

High performance ultra-thin silicon nitride gate dielectrics prepared by in-situ RTCVD techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

Through the characterization of RTCVD process conditions, high performance CMOS devices based on silicon nitride stack gate dielectrics with 40 nm gate length were prepared. In sub 20 Å thick ultra-thin stack gate dielectrics approaching 12 Å of EOT, it was found that HF last cleaned dielectric layer shows slightly higher leakage current as compared to the conventional RCA cleaned dielectric layer. It may be due to thinner dielectric properties on HF last cleaned surfaces. It was also found that annealing with NO, N2O and N2 modifies the bonding structure of silicon nitride stack layers and significantly improved the properties of ultra-thin stack gate dielectrics.

Published in:

Advanced Thermal Processing of Semiconductors 9th Internationa Conference on RTP 2001

Date of Conference: