Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A discrete Fourier transform using switched capacitor circuits in systolic array architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Raut, R. ; Dept. of Electr. & Comput. Eng., Concordia Univ., Montreal, Que., Canada ; Bhattacharyya, B.B. ; Faruque, S.M.

Basic SC building blocks are introduced and interconnection of these blocks in a systolic array architecture is shown to yield the desired DFT components. Simulation results using implementation on a workstation and SWITCAP program are reported

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:37 ,  Issue: 12 )