By Topic

Examination of thermal test chip designs using an FEA tool

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chia-Pin Chiu ; Intel Corp., Chandler, AZ, USA

Thermal test chip is widely used for package thermal characterization. An "ideal" test chip should be designed in such a way that the heating element covers the entire die area and the heat is generated uniformly across the die. Unfortunately, due to the constraint of other testing structures on the same test die or the Si manufacturing processes, a serpentine type of heater is commonly used instead. An FEA tool is used to compare the die temperature profiles between the thermal. test chip with a serpentine beater and an ideal test chip with uniform die heating. The impact of temperature sensor location on. die temperature reading is studied. Correction factors are also provided for each temperature sensor based on the FEA modeling results. It is strongly recommended that all the thermal test chip designs require an examination using FEA tools so that the capability and limitation of the test chip can be fully understood before implementing them in packaging thermal characterization.

Published in:

Thermal and Thermomechanical Phenomena in Electronic Systems, 2002. ITHERM 2002. The Eighth Intersociety Conference on

Date of Conference: