By Topic

A 2-GHz RF front-end transceiver chipset in CMOS technology for PCS and IMT-2000 applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yong-Sik Youn ; Electron. & Telecommun. Res. Inst., Daejeon, South Korea ; Nam-Soo Kim ; Jae-Hong Chang ; Young-Jae Lee
more authors

This paper describes RF front-end transceiver chipset for the dual-mode operation of PCS and IMT-2000. The transceiver chipset has been implemented in a 0.25 /spl mu/m single-poly five-metal CMOS technology. The receiver IC consists of a LNA and a down-mixer, and the transmitter IC integrates an up-mixer. Measurements show that the transceiver chipset covers the wide RF range from 1.8 GHz for PCS to 2.1 GHz for IMT-2000. The LNA has 2.5/spl sim/2.8 dB NF, 13/spl sim/12 dB gain and 6-4 dBm IIP3. The down mixer has 15.5/spl sim/16.0 dB DSB NF, 15-13 dB power conversion gain and 2-0 dBm IIP3. The up-mixer has 0/spl sim/2 dB power conversion gain and 6/spl sim/3 dBm OIP3. With a single 3.0 V power supply, the LNA, down-mixer, and up-mixer consume 5 mA, 30 mA, and 25 mA, respectively.

Published in:

Microwave Symposium Digest, 2002 IEEE MTT-S International  (Volume:1 )

Date of Conference:

2-7 June 2002