Referenced Items are not available for this document.
The performance of a novel current-steering logic sense-amplifier (CSL-SA) is verified through measurements in 0.18 μm CMOS by implementing a CSL-SA flip-flop (CSL-SAFF). The measured operating frequency of 3.3 GHz in 0.18 μm is the highest performance results published to date in any CMOS technology. Measurements using 0.5, 0.35, 0.25 and 0.18 μm technologies show power and speed scaling of the new SA and SAFF to smaller geometries. The CSL-SA has better input sensitivity and 92% less clock-load compared to conventional voltage SAs.
Published in:
Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on
(Volume:2
)
Date of Conference: 2002
- Page(s):
- II-764 - II-767 vol.2
- Meeting Date :
- 26 May 2002-29 May 2002
- Print ISBN:
- 0-7803-7448-7
- INSPEC Accession Number:
- 7439476
- Conference Location :
- Phoenix-Scottsdale, AZ
- Digital Object Identifier :
- 10.1109/ISCAS.2002.1011465
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
