Close category search window
 

Multiple-valued-digit number representations in arithmetic circuit algorithms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Takagi, N. ; Dept. of Inf. Eng., Nagoya Univ., Japan

Multiple-valued-digit number representations, i.e., positional weighted number representations with a digit set consisting of more than two values, are often used in arithmetic circuit algorithms for high-speed and/or area efficient computation. These algorithms may be implemented by a multiple-valued logic more efficiently than by the binary logic. This article shows how these number representations are used in arithmetic circuit algorithms

Published in:
Multiple-Valued Logic, 2002. ISMVL 2002. Proceedings 32nd IEEE International Symposium on

Date of Conference: 2002

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.