Cart (Loading....) | Create Account
Close category search window

Automated design of analog computational circuits using cell-based structure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shibata, H. ; Dept. of Phys. Electron., Tokyo Inst. of Technol., Japan ; Fujii, M.

An automated synthesis for analog computational circuits in transistor-level configuration is presented. A cell-based structure is introduced to express moderate constraints on the MOSFET circuit topology. Even though each cell has a simple structure that consists of one current path with four transistors, well-known building blocks can be expressed using combinations of the cells. A genetic algorithm is applied to search circuit topologies and transistor sizes that satisfy given specifications. Synthesis capabilities are demonstrated through examples of three types of computational circuits, such as absolute, squaring, and cubing functions

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:2 )

Date of Conference:


Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.