By Topic

A robust frequency compensation scheme for LDO regulators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chava, C.K. ; Analog & Mixed Signal Center, Texas A&M Univ., College Station, TX, USA ; Silva-Martinez, J.

In the frequency compensation scheme of low drop out (LDO) voltage regulators, a zero generated by the series combination of load capacitor and its electro static resistance (ESR) plays an important role. This frequency compensation tends to be inefficient, as one has to take into consideration a range of specified values for load capacitor and RESR, along with their variation with process and temperature. This paper presents a robust frequency compensation scheme that generates a zero internally without relying on RESR of load capacitor. The proposed frequency compensation has better RF noise rejection, low power consumption and improved transient response. The LDO regulator is designed in 0.35μm TSMC technology.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference:

2002