By Topic

A 6 channel array of 5 milliwatt, 500 MHz optical receivers in .5 μm SOS CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Apsel ; Johns Hopkins Univ., Baltimore, MD, USA ; A. G. Andreou ; J. Liu

We present the design of a linear array of CMOS optical receivers for inter-chip communication in advanced computer architectures. We consider architectures, circuit techniques, and design constraints particular to silicon on sapphire (SOS) receivers. The receivers are fabricated in 0.5 μm Ultra-Thin Silicon on Sapphire (Utsi) CMOS which enables the design of high speed circuits with low power consumption and low substrate cross-talk. Each channel of the array consumes 5 mW of power from a 3.3 V supply, and operates up to 500 MHz.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference: