By Topic

Compact low-voltage self-calibrating digital floating-gate CMOS logic circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ytterdal, T. ; Dept. of Phys. Electron., NTNU, Trondheim, Norway ; Aunet, S.

We present a new real time reconfigurable floating-gate CMOS linear threshold element that does not require either UV-programming or Fowler-Nordheim tunneling/hot electron injection. Instead an initial UV-erase is used, in combination with an automatic periodic matching of the effective threshold voltages for NMOS and PMOS driving transistors. We show how the circuit can be used to implement the INVERT, NAND2, NOR2, and CARRY' functions. The circuit output depends on the number of 1s in the binary input. The Boolean function can be changed in real time by using one or more of the inputs as control signals instead of inputs for information processing signals. The circuit is suitable for subthreshold operation. Preliminary measurements for floating-gate logic are included.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference:

2002