By Topic

A 3.4-mW 128-MHz analog correlator for DS-CDMA wireless applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Eltokhy, M.A.R. ; Dept. of Electron. & Inf. Syst., Osaka Univ., Japan ; Boon-Keat Tan ; Matsuoka, T. ; Taniguchi, K.

A new analog correlator circuit for a direct sequence code division multiple access (DS-CDMA) demodulator is proposed. The circuit consists of only 13 switches, 4 capacitors and 2 level shifters. Simulation with a code length of 127 reveals that the proposed circuit dissipates 3.4 mW at 128 MHz. The proposed circuit had been implemented into a Si chip using a 0.6 μm CMOS process. The occupation area of 256 μm×245 μm is estimated to be 9 times smaller compared to other reported equivalent analog correlators.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference:

2002