By Topic

A high speed direct digital frequency synthesizer using a low power pipelined parallel accumulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Byung-Do Yang ; Dept. of EECS, KAIST, Daejeon, South Korea ; Lee-Sup Kim ; Yu, H.

A new high speed direct digital frequency synthesizer (DDFS) using a low power pipelined parallel accumulator (PPA) is proposed. The PPA uses both pipelining and paralleling techniques to increase speed and to reduce power consumption. The PPA attains benefits of the pipelined accumulator and the parallel accumulator. The 2-pipelined 2-parallel PPA only consumes 66% and 69% power of the 4-pipelined accumulator and the 4-parallel accumulator respectively with the same throughput. The PPA can achieve higher throughput with smaller area and less power consumption in lower clock frequency. All circuit simulations and implementations are based on a 0.35 μm CMOS technology with VCC=3.3 V.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference:

2002