By Topic

SRAM oriented memory sense amplifier design in 0.18 μm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
A. Chrisanthopoulos ; Adv. Silicon Solutions Div., ISD S.A, Athens, Greece ; Y. Tsiatouhas ; A. Arapoyanni ; Th. Haniotakis

In this paper a new two-stage sensing scheme suitable for current sensing in SRAM read operation is presented. The proposed scheme provides fast response with low silicon area requirements, since it incorporates only three transistors in the pitch of the bit lines for the sensing of the stored data in the selected memory cell. Process and temperature variation related simulations are provided in order to explore the operating range of the sensors in various conditions. In addition, comparison results are given with respect to a conventional sensing scheme. Finally, a compact layout design is presented to illustrate the area efficiency of the proposed sensing architecture.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference:

2002