By Topic

An associative-processor-based mixed signal system for robust grayscale image recognition

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yagi, Masakazu ; Dept. of Electron. Eng., Tokyo Univ., Japan ; Shibata, T.

An associative-processor-based VLSI system architecture has been developed for robust grayscale image recognition. The system receives a 64×64 pels block of a gray scale image, extracting a feature vector from the image and recognizing the image by template matching. An analog associative processor is adopted as the template matching core because it features compact implementation as well as fast processing due to its fully parallel architecture. For generating feature vectors, dedicated digital CMOS circuits have been developed because of their versatility in the algorithm. The analysis of medical X-ray pictures (Cephalometric landmark identification by expert dentists) was taken as an exercise for the system, and intensive computer simulations have been conducted to optimize the recognition performance of the system. Although the entire system has not yet been implemented on a single chip, all the key sub circuits in the system were fabricated as test circuits and their correct functioning has been experimentally demonstrated. It is also shown by experiment that very low power operation of the template matching core is possible by operating the analog circuitry in the subthreshold regime without degrading recognition performance.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference: