Scheduled System Maintenance:
On Wednesday, July 29th, IEEE Xplore will undergo scheduled maintenance from 7:00-9:00 AM ET (11:00-13:00 UTC). During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

A new methodology for the statistical analysis of VLSI CMOS circuits and its application to flash memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Conti, M. ; Dipt. di Elettronica e Autom., Ancona Univ., Italy ; Crippa, P. ; Orcioni, S. ; Pesare, M.
more authors

In this paper a new CAD methodology for the statistical analysis of VLSI CMOS circuits is presented. A novel very accurate position-dependent mismatch model has been implemented into a complete CAD tool. The tool is fully integrated in an environment of commercial tools and it has been experimented on in the Flash Memory CAD Group in STMicroelectronics. As an example of application, a bandgap test circuit has been considered and the results have been compared with experimental data. This methodology has also been applied to the read path of a complex flash memory produced by STMicroelectronics, consisting of about 16,000 MOSFETs. Measurements of electrical performances have confirmed the accuracy of the proposed simulation flow and models.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:5 )

Date of Conference: