By Topic

Architecture and performance characterization of hardware and software implementations of the Crozier frequency estimation algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
L. -P. Lafrance ; Dept. of Electr. & Comput. Eng., Ecole Polytech. de Montreal, Que., Canada ; M. -A. Cantin ; Y. Savaria ; S. H. Sung
more authors

Theoretical motivations for using a fast and accurate single-tone frequency estimator called the Crozier algorithm are presented. An architectural study shows that with its linear complexity, it is well suited to both hardware and software implementations. It has been implemented on one hardware (Xilinx XCV1000 FPGA) and two software (ARM940T and Pentium III) platforms and their performances are compared.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:4 )

Date of Conference: