By Topic

High-performance FIR generation based on a timing-driven architecture and component selection method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kao, J.C.-Y. ; Dept. of Comput. Sci., Tsing Hua Univ., Hsinchu, Taiwan ; Su, C.-F. ; Wu, A.C.-H.

In this paper, we present a timing-driven architecture and component selection method for high-performance FIR designs. We develop an FIR generator that can generate Verilog-based RTL design specifications by determining the FIR structure, component types and their delay budgets subject to satisfying the given timing constraints. By integrating the FIR generator and a number of commercial RTL/logic and physical synthesis tools, we develop a design environment for high-performance FIR designs. Experimental results have shown that our proposed design flow can generate FIR designs ranging from 100 MHz to 300 MHz on the fly.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:4 )

Date of Conference:

2002