By Topic

Design and analysis of low timing-skew clock generation for time-interleaved sampled-data systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Seng-Pan U ; Fac. of Sci. & Technol., Univ. of Macau, China ; R. P. Martins ; J. E. Franca

This paper analyzes the output phase-skew effects related to practical sample-and-hold embedding in high-speed, time-interleaved sampled-data systems. Closed-formed expressions are presented and verified by numerical computer simulations. Special design techniques and layout issues for reducing both the random process and systematic mismatches are presented through a real application of a low phase-skew clock generation circuit that is used for a very high-frequency SC multirate filter with 320 MHz output sampling rate. Measurement results (skew noise tones <-72 dBc) further verify the proposed techniques.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:4 )

Date of Conference:

2002