By Topic

Low power register file architecture for application specific DSPs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
7 Author(s)
Mueller, M. ; Infineon Technol. AG, Germany ; Wortmann, A. ; Simon, S. ; Wolter, S.
more authors

In this paper, an architecture for register files suited for synthesizable DSP cores is proposed. The principal focus is on the implementation of DSP algorithms with several identical channels, used in e.g. stereo audio, filter banks or network IC implementations. Nevertheless, it is shown that the result of this work can be extended to many single channel applications by formal assignment of operations to several channels. The new register file architecture is especially suited for a standard semi-custom design flow based on common hardware description languages in conjunction with commercial synthesis tools. The level of abstraction used here is the register-transfer level (RTL). Due to the proposed register file architecture, the power dissipation of our application is reduced by 30% compared to the conventional implementation.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:4 )

Date of Conference:

2002