Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A 50% duty-cycle correction circuit for PLL output

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Gawa, T. ; Dept. of Electron. & Inf. Syst., Osaka Univ., Japan ; Taniguchi, K.

A 50% duty-cycle correction circuit was proposed to tighten duty-cycle into an allowable range to increase the yield of PLLs designed with deep submicron design rules. The circuit composed of duty-detection and duty-correction sub-circuits reduces the duty-cycle fluctuation of PLLs originating from the mismatches of devices and transient responses in signal paths. The 50% duty-cycle correction circuit fabricated with a 0.6 μm design rule demonstrated that all the input signals in the range of duty-cycle from 20 to 80% turn out to be duty-cycle fluctuation of 0.21% at the output, achieving one-three hundredths of reduction of duty-cycle fluctuation.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:4 )

Date of Conference: