By Topic

A 10-bit 100-MS/s 50 mW CMOS A/D converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tao, Z. ; Globespan Virata Corp., Santa Clara, CA, USA ; Keramat, M.

A high-speed and low-power pipelined analog-to-digital converter was designed and simulated with a 0.18 μm CMOS technology. Techniques of scaling down sampling capacitors and using low accuracy dynamic comparators are employed to reduce the power dissipation. Simulation results exhibit 10-bit operation at the sampling frequency of 100 MHz with SNDR of 60 dB, SFDR of 67 dB and THD of 63 dB at 2.34 MHz input. For 46.1 MHz input frequency, SNDR, SFDR and THD drop to 56 dB, 64 dB and 60 dB respectively. The estimated power dissipation from a single 1.8 V supply voltage is about 50 mW.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:3 )

Date of Conference: