By Topic

The design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current mode processing techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yu-Yee Liow ; Integrated Circuits & Syst. Lab., Nat. Chiao Tung Univ., Hsing Chu, Taiwan ; Chung-Yu Wu, Ph.D.

In this paper, a new structure of 8-bit CMOS pipelined analog-to-digital converter (ADC) is proposed and analyzed. In order to achieve a high conversion rate, the proposed new structure adopts voltage-mode open-loop sampling circuit and current-mode circuits to perform subtraction, sub-DAC operation, and comparison. Due to current-mode subtraction operation, the closed-loop circuit can be avoided to improve the speed performance. Moreover, current steering sub-DAC is used to enhance the sub-DAC speed. From the simulation results on the demonstrative example, the proposed pipelined ADC architecture can achieve 8-bit accuracy with a sampling rate up to 71.4 MS/s when the input signal frequency is 10 MHz. The power dissipation of the pipelined ADC is 205 mW at the conversion rate of 71.4 MS/s with a single 3.3 V power supply and 1P5M 0.25 μm CMOS process. The proposed structure can reach a higher speed if the voltage-sampling delay is reduced.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:3 )

Date of Conference:

2002