By Topic

Multiple sequence families with efficient hardware architecture for use in spread spectrum watermarking

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lim, C.S. ; Centre for High Performance Embedded Syst., Nanyang Technol. Univ., Singapore ; Abeysekera, S.S. ; Srikanthan, T. ; Amarasinghe, S.K.

This paper introduces the development of new multiple sequence families. It is demonstrated that these multiple sequence families possess good auto- and cross-correlation properties. In the construction, multiple sets of binary sequences with each sequence of length p2 and each families with p sequences are generated. The construction algorithm could be easily implemented in hardware. From the efficient hardware architecture devised, it is shown that rapid switching between generating different distinct sequences is possible. An application for the multiple sequence families in secure spread spectrum watermarking is investigated. In this application it is shown how the efficient hardware architecture for sequence generation could be useful and how it could improve the overall security of the watermarking scheme.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:1 )

Date of Conference:

2002