By Topic

A 15-bit CMOS cyclic A/D converter with correlated double sampling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hasan, M. ; Arizona State Univ., Tempe, AZ, USA ; Allee, D.R. ; Kabir, M. ; Rahman, K.

This paper describes a 15-bit CMOS cyclic A/D converter that incorporates an improved correlated double sampling technique to effectively boost the op-amp gain by the square of its design value. The increased op-amp gain reduces op-amp non-linearity as the signal swing is maximized for signal to noise ratio in a low voltage CMOS process.

Published in:

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on  (Volume:1 )

Date of Conference: