By Topic

A high-speed VLSI fuzzy logic controller with pipeline architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shih-Hsu Huang ; Dept. of Electron. Eng., Chung Yuan Christian Univ., Chung-li, Taiwan ; Jian-Yuan Lai

We present a high-speed VLSI fuzzy logic controller, which is well suitable for real time applications. The main distinction of our approach is that it may complete the max-min calculation within one clock cycle. The speedup is achieved by an effective format for membership function and a careful analysis to the conditions of max-min calculation. As a result, the latency of a fuzzy inference can be considerably reduced. Based on the basic idea, a pipelined parallel architecture is proposed to fully utilize the parallelism inherited in the fuzzy inference. The VLSI fuzzy logic controller was implemented and simulated by using 0.35 μm cell library as the target technology. Experimental data shows that the proposed architecture achieves higher performance compared with other approaches

Published in:

Fuzzy Systems, 2001. The 10th IEEE International Conference on  (Volume:3 )

Date of Conference:

2001