By Topic

Filling the via hole of IC by VPES (Vacuum Printing Encapsulation Systems) for stacked chip (3D packaging)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Okuno, A. ; Sanyu Rec. Co. Ltd., Osaka, Japan ; Fujita, N.

The most important process for the development of 3-dimensional packaging, especially wafer stacking, is studied in this paper. This is the process of via hole filling; via holes require filling with conductive paste for connection or non-conductive paste for reliability. VPES (Vacuum Printing Encapsulation System) is useful for the process of filling the paste in small via holes. This process is also suitable for filling via holes of a functional substrate and glass. Various types of paste (both of conductive paste and nonconductive paste) were studied to aid the selection of paste for the requirement of packaging. It was most difficult and important that printing conditions (printing times, vacuum condition etc.) were different for each paste. Printing conditions for each paste were confirmed and the mechanisms for filling of via hole by VPES were identified. The printing condition depends on the structure of via hole (design, aspect ratio, diameter and depth etc.), also the properties of the filling paste (viscosity and thixotropic index etc.).

Published in:

Electronic Components and Technology Conference, 2002. Proceedings. 52nd

Date of Conference: