By Topic

A probabilistic neural network hardware system using a learning-parameter parallel architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Aibe, N. ; Master Program of Inf. Sci. & Electron., Univ. of Tsukuba, Japan ; Yasunaga, M. ; Yoshihara, I. ; Kim, J.H.

A novel PNN (Probabilistic Neural Networks) hardware architecture called 'Sigma Parallel Architecture' (SPA) is proposed. Different values of the network parameter are calculated in parallel in the SPA and it speeds up the PNN learning as well as recognition overcoming the difficulty in the VLSI implementation. The hardware prototype is developed using FPGA chips and it shows a high speed leaning of about 10 seconds that satisfies the requirements in the real world image recognition tasks

Published in:

Neural Networks, 2002. IJCNN '02. Proceedings of the 2002 International Joint Conference on  (Volume:3 )

Date of Conference: