The paper presents the design of a RISC processor which is equipped with a set of fuzzy-oriented instructions, thus allowing a significant increase in performance. In addition, a hardware solution is defined that can eliminate the data and control hazards typical of pipelined processor for fuzzy applications
Published in:
Fuzzy Systems, 2001. The 10th IEEE International Conference on
(Volume:1
)
Date of Conference: 2001