By Topic

Fault simulation and response compaction in full scan circuits using HOPE

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Das, S.R. ; Sch. of Inf. Technol. & Eng., Ottawa Univ., Ont., Canada ; Assaf, M.H. ; Petriu, E.M. ; Wen-Ben Jone

This paper presents results on fault simulation and response compaction on ISCAS 89 full scan sequential benchmark circuits using HOPE-a fault simulator developed for synchronous sequential circuits that employs parallel fault simulation with heuristics to reduce simulation time in the context of design space-efficient support hardware for built-in self-testing of VLSI circuits. The techniques utilized in the paper take advantage of sequence characterization developed previously by the authors for response data compaction in the case of ISCAS 85 combinational benchmark circuits, using ATALANTA, FSIM, and COMPACTEST, under conditions of both stochastic independence and dependence of single and double line errors, and then apply these concepts to the case of full scan sequential benchmark circuits using the fault simulator HOPE.

Published in:

Instrumentation and Measurement Technology Conference, 2002. IMTC/2002. Proceedings of the 19th IEEE  (Volume:1 )

Date of Conference: