By Topic

Cycling verify: fault diagnosis for linear analog circuits based on symbolic calculus and interval algebra

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Filippetti, F. ; Dipt. di Ingegneria Elettrica, Universita degli Studi di Bologna, Italy ; Artioli, M.

This paper is intended to show the possibility of performing fault location and identification in the case of single or double faults in analog circuits with a symbolic algorithm that allows using few observable points. A group of test equations, obtained from the symbolic solution of the circuit, is cyclically solved in turn for each group of parameters under test, leaving the other ones at their rated value. A validation equation, still obtained from the same symbolic solution, has the task of validating the faulty or non-faulty situation for those parameters.

Published in:

Instrumentation and Measurement Technology Conference, 2002. IMTC/2002. Proceedings of the 19th IEEE  (Volume:1 )

Date of Conference:

2002