By Topic

Performance and low power driven VLSI standard cell placement using tabu search

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sait, S.M. ; Dept. of Comput. Eng., King Fahd Univ. of Pet. & Miner., Dhahran, Saudi Arabia ; Minhas, M.R. ; Khan, J.A.

We engineer a well-known optimization technique namely tabu search (TS) (Sait and Youssef, 1999) for the performance and low power driven VLSI standard cell placement problem (Sait and Youssef, 1995; Minhas, 2001). The above problem is of multiobjective nature since three possibly conflicting objectives are considered to be optimized subject to the constraint of layout width. These objectives are power dissipation, timing performance, and interconnect wire length. It is well known that optimizing cell placement for even a single objective namely total wire length is a hard problem to solve. Due to the imprecise nature of objective values, fuzzy logic is incorporated in the design of the aggregating function. The above technique is applied to the placement of ISCAS-89 benchmark circuits and the results are compared with the Adaptive-bias Simulated Evolution (SimE) approach reported in (Youssef et al., 2001). The comparison shows a significant improvement over the SimE approach

Published in:

Evolutionary Computation, 2002. CEC '02. Proceedings of the 2002 Congress on  (Volume:1 )

Date of Conference:

12-17 May 2002