We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

The "millipede" - nanotechnology entering data storage

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
Vettiger, P. ; Zurich Res. Lab., IBM Res., Ruschlikon, Switzerland ; Cross, G. ; Despont, M. ; Drechsler, U.
more authors

Present a new scanning-probe-based data-storage concept called the "millipede" that combines ultrahigh density, terabit capacity, small form factor, and high data rate. Ultrahigh storage density has been demonstrated by a new thermomechanical local-probe technique to store, read back, and erase data in very thin polymer films. With this new technique, nanometer-sized bit indentations and pitch sizes have been made by a single cantilever/tip into thin polymer layers, resulting in a data storage densities of up to 1 Tb/in2. High data rates are achieved by parallel operation of large two-dimensional (2-D) atomic force microscope (AFM) arrays that have been batch-fabricated by silicon surface-micromachining techniques. The very large-scale integration (VLSI) of micro/nanomechanical devices (cantilevers/tips) on a single chip leads to the largest and densest 2-D array of 32×32 (1024) AFM cantilevers with integrated write/read/erase storage functionality ever built. Time-multiplexed electronics control the functional storage cycles for parallel operation of the millipede array chip. Initial areal densities of 100-200 Gb/in2 have been achieved with the 32×32 array chip

Published in:

Nanotechnology, IEEE Transactions on  (Volume:1 ,  Issue: 1 )