Cart (Loading....) | Create Account
Close category search window
 

A parallel implementation of nonlinear steady state analysis based on time-domain Newton-Raphson algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Adachi, T. ; Div. of Electr. & Comput. Eng., Yokohama Nat. Univ., Japan ; Kai, S. ; Iriyama, T.

A parallel implementation of the time-domain Newton-Raphson algorithm is presented. A theoretical expression for speedup was obtained, and simulations were made of several sample circuits. There is a fairly good agreement between the theoretically expected and simulated speedups. It has been shown that a speedup of up to (M-1) can be attained on M processors. Average processor utilization is introduced to analyze the processor load imbalance, and the improvement attained by the proposed method is analyzed in terms of processor utilization

Published in:

Circuits and Systems, 1989., IEEE International Symposium on

Date of Conference:

8-11 May 1989

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.