By Topic

Fault tolerance design of VLSI two dimension systolic processor array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

After briefly reviewing the development of the IC, the authors point out the necessity of introducing fault tolerance techniques to IC design. They discuss two fundamental fault tolerance design techniques for two-dimensional systolic array: direct reconfiguration and a fault-stealing algorithm. The authors propose a reconfiguration method which is easier and more successful than that given by M.G. Sami and R. Steffnelli (see Proc. 1984 Real-Time System Symp., IEEE, Austin)

Published in:

Computers and Communications, 1988. Conference Proceedings., Seventh Annual International Phoenix Conference on

Date of Conference:

16-18 Mar 1988