By Topic

VDDQ: a built-in self-test scheme for analog on-chip diagnosis, compliant with the IEEE 1149.4 mixed-signal test bus standard

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Acevedo, G.O.D. ; Klipsch Sch. of Electr. & Comput. Eng., New Mexico State Univ., Las Cruces, NM, USA ; Ramirez-Angulo, J.

An innovative self-diagnostic method called VDDQ is presented. The proposed method is compliant with the IEEE 1149.4 mixed-signal test bus standard. It performs a pass or fail function of the analog circuit. The VDDQ method sequentially senses the quiescent voltage of several nodes on the circuit under test (CUT) and compares them with their nominal value. The method produces a 10 bit digital vector, with nodal information including a pass or fail flag, plus the analog voltage sensed. Simulation results are provided for the flag and amplifier circuit used for the design of the testing circuit. Through simulations, this testing scheme has performed a test per node every millisecond. This will potentially allow a defect free IC to enter the market in significantly less time than with conventional testing methods.

Published in:

Devices, Circuits and Systems, 2002. Proceedings of the Fourth IEEE International Caracas Conference on

Date of Conference:

19-19 April 2002