By Topic

New collector undercut technique using a SiN sidewall for low base contact resistance in InP/InGaAs SHBTs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Kyungho Lee ; Dept. of Electron. & Electr. Eng., Pohang Univ. of Sci. & Technol., South Korea ; Daekyu Yu ; Minchul Chung ; Kang, Jongchan
more authors

A new collector undercut process using SiN protection sidewall has been developed for high speed InP/InGaAs single heterojunction bipolar transistors (HBTs). The HBTs fabricated using the technique have a larger base contact area, resulting in a smaller DC current gain and smaller base contact resistance than HBTs fabricated using a conventional undercut process while maintaining low Cbc. Due to the reduced base contact resistance, the maximum oscillation frequency (fmax) has been enhanced from 162 GHz to 208 GHz. This result clearly shows the effectiveness of this technique for high-speed HBT process, especially for the HBTs with a thick collector layer, and narrow base metal width

Published in:

Electron Devices, IEEE Transactions on  (Volume:49 ,  Issue: 6 )