By Topic

Real-time multiprocessor system using orthogonal memory access for digital signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
N. F. Jiang ; Dept. of Electron. Eng., Hong Kong Polytech., Kowloon, Hong Kong ; Y. K. Lau ; W. C. Siu

It is shown that a proposed dual-port DRAM approach for the realization of an orthogonal memory access structure is a very cost-effective method for digital signal processing. It has the advantages of flexibility and high-speed switching for time-domain real-time image processing. The authors also propose to use a dual-port DRAM in a FIFO form to obtain a processor-array extension scheme to extend logically the processor array to an infinite length. This gives a systematic solution to the job partitioning problem of multiprocessors for digital signal processing. It is also shown that various digital signal processing problems have been tackled successfully using the suggested processor-array extension and other techniques. The authors expect the proposed structure and realization schemes to be suitable for other applications

Published in:

Circuits and Systems, 1989., IEEE International Symposium on

Date of Conference:

8-11 May 1989