By Topic

Computer-aided synthesis of a bi-dimensional discrete cosine transform chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rampa, V. ; CNR-Politecnico di Milano, Italy ; De Micheli, G.

The design of an integrated circuit implementing a bidimensional discrete cosine transform (BDCT) is presented. Such a circuit can be used to remove redundancy of video information in low-rate transmission channels and to perform video compression for image storage. The chip architecture is motivated by the fact that the BDCT equations can be solved row-by-row and column-by-column by a simpler monodimensional DCT (MDCT). Therefore, the chip structure is partitioned into three stages: the first and the last one implement MDCTs, while the second stage is a shared memory array. The DCT design was achieved by means of the OLYMPUS synthesis system, an experimental suite of synthesis tools. A parameterized behavioral description of the monodimensional DCT operator was specified in a high-level description language, HardwareC, in terms of concurrent processes communicating through a shared medium. The circuit layer was synthesized automatically from this description

Published in:

Circuits and Systems, 1989., IEEE International Symposium on

Date of Conference:

8-11 May 1989