Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

Layout-based statistical modeling for the prediction of the matching properties of MOS transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Conti, M. ; Dipt. di Elettronica e Autom., Ancona Univ., Italy ; Crippa, P. ; Orcioni, S. ; Turchetti, C.

A new methodology for statistical mismatch analysis of MOS transistor pairs is presented. Size and shape, as well as placement and partitioning of devices are taken into account by using a statistical approach based on stochastic process theory. The method depends on device geometry and mutual distances between devices and has been developed by first defining a transformation which maps the statistical behavior of the technological parameters considered as sources of errors into the behavior of device parameters. A useful expression for the parameter mismatch variance depending on the layout has been derived by assuming a particular form for the autocorrelation function of process parameters. Finally, the method has been used to analyze and compare the mismatch effect on several interdigitated and common-centroid structures

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:49 ,  Issue: 5 )