By Topic

An approach for improving yield with intentional defects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Engbrecht, A. ; Adv. Micro Devices Inc., Austin, TX, USA ; Jarvis, R. ; Warrick, A.

An advanced methodology was implemented using intentionally created defect arrays to enhance the understanding of defect detection tools, thus improving yield learning. Intentional Defect Array (IDA) reticles were designed at International SEMATECH to target current and future ITRS requirements. Each IDA die pattern contains separate inspection areas for metal line widths of 0.18 μm, 0.25 μm, and 0.35 μm. Defect sizes at 25%, 50%, and 100% of the design feature size with known shapes and locations are placed in patterns of memory, logic, and electrical test arrays. Advanced lithographic capabilities, short-loop recipes, and dual damascene copper process flows were used to establish the IDA patterns on 200 mm wafers. The IDA wafers are being used in a variety of wafer inspection applications that require calculating capture and false count rates for defect detection. This paper describes the approach used for creating IDA wafers and the way these wafers can be applied to enhance product wafer yield.

Published in:

Advanced Semiconductor Manufacturing 2002 IEEE/SEMI Conference and Workshop

Date of Conference:

2002