By Topic

Planarization yield limiters for wafer-scale 3D ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
M. Gupta ; Center for Microcontamination Control, Rensselaer Polytech. Inst., Troy, NY, USA ; G. Rajagopalan ; C. K. Hong ; J. -Q. Lu
more authors

The planarization requirements for 3D processing are compared to those for conventional 2D processing, indicating that wafer level planarity is essential for 3D as compared to the die level planarity needed for 2D ICs. A yield test structure has been designed to study the number of electrical faults that occur during damascene patterning. Initial experimental data with this test vehicle show that planarity changes with pattern density, although the functional relationship has not been established to date.

Published in:

Advanced Semiconductor Manufacturing 2002 IEEE/SEMI Conference and Workshop

Date of Conference: