By Topic

FSM implementation in embedded memory blocks of programmable logic devices using functional decomposition

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Selvaraj, H. ; Nevada Univ., Las Vegas, NV, USA ; Rawski, M. ; Luba, T.

Since modern programmable devices contain embedded memory blocks, there exists the possibility of implementing finite state machines (FSM) using such blocks. However, the size of the memory available in programmable devices is limited. The paper presents a general method for the synthesis of sequential circuits using embedded memory blocks. The method is based on the serial decomposition concept and relies on decomposing the memory block into two blocks: a combinational address modifier and a smaller memory block. An appropriately chosen decomposition strategy may allow reducing the required memory size at the cost of additional logic cells for address modifier implementation. This makes possible the implementation of FSMs that exceed available memory by using embedded memory blocks and additional programmable logic.

Published in:

Information Technology: Coding and Computing, 2002. Proceedings. International Conference on

Date of Conference:

8-10 April 2002