An on-chip 3MB subarray-based 3rd level cache on an itanium microprocessor | IEEE Conference Publication | IEEE Xplore