By Topic

VLSI architecture for quadtree-based fractal image coding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lee, S. ; Dept. of Electr. & Commun. Eng., Tohoku Univ., Sendai, Japan ; Omachi, S. ; Aso, H.

A VLSI architecture for flexible-size fractal image coding is proposed. The main features of this architecture are that it is capable of performing fractal image coding based on quadtree partitioning without external memory for the fixed domain pool and uses only local data communication. Since large domain blocks consist of small domain blocks, the calculations of distortion for all kinds of domain block are performed using only the domain pool, which is extracted from the smallest range blocks of the neighbouring processors. This architecture has a fast comparison module which can compute the distortions between a range block and the eight isometric transformations of domain blocks by one full rotation around the centre

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:148 ,  Issue: 45 )