Design verification and DFT for an embedded reconfigurable low-power multiplier in system-on-chip applications | IEEE Conference Publication | IEEE Xplore